Floorplan design of VLSI circuits

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Relaxed Simulated Tempering for VLSI Floorplan Designs

In the past two decades, the simulated annealing technique has been considered as a powerful approach to handle many NP-hard optimization problems in VLSI designs. Recently, a new Monte Carlo and optimization technique, named simulated tempering, was invented and has been successfully applied to many scientific problems, from random field Ising modeling to the traveling salesman problem. It is ...

متن کامل

Simulated Tempering for VLSI Floorplan Designs

In the past two decades, the simulated annealing technique has been considered as a powerful approach to handle many NP-hard optimization problems in VLSI designs. Recently, a new Monte Carlo and optimization technique, named simulated tempering, was invented and has been successfully applied to many scientific problems, from random field Ising modeling to the traveling salesman problem. It is ...

متن کامل

A Survey on Floorplan Representations in VLSI

In the state of the art of computer designing interconnection of a huge number of circuit elements in a small enough area possess a challenge for the designers. This is possible if the task is divided into smaller independent modules. This is helpful for concurrent design of the individual modules as well. Interestingly the suitable placement and proper interconnection of these modules became a...

متن کامل

Design of VLSI circuits - based on Venus

Only for you today! Discover your favourite design of vlsi circuits based on venus book right here by downloading and getting the soft file of the book. This is not your time to traditionally go to the book stores to buy a book. Here, varieties of book collections are available to download. One of them is this design of vlsi circuits based on venus as your preferred book. Getting this book b on...

متن کامل

GPE: A New Representation for VLSI Floorplan Problem

In this paper, we propose a new representation of VLSI floorplan and building block problem. The representation is the generalization of Polish expression [1]. By proposing a new relational operator, the representation can efficiently reuse some area that cannot be utilized if only having vertical and horizontal operators defined in Polish expression, and is able to present non-slicing structur...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Algorithmica

سال: 1989

ISSN: 0178-4617,1432-0541

DOI: 10.1007/bf01553890